	PTO/SBOW(10-01
Approved for use through to	
Approved for use through 10 ig Peters & Trademark Office: U.S. DEF	ARTHENT OF COMME
9 Peters 6 Transmission a constraint a	valid OMB control hyrrise

	And of 1996, no personal pro-fee	us Peters 6 Transported to a confection of information unless & portains a valid CMG commit representation of the contract r
Substitute for form 1449APTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many) sheets as necessary)	Complete if Known	10/608051 June 27, 2003 Glass, Kevin Unknown 2816 Unknown Link Nguyen 30107.022US1
AT & TBB		

Site of 2 US PATENT DOCUMENTS US Patenting of Class Subclass H Appropriate	\neg
	- 1
Examiner USP Document Publication Date Applicant of cited Document H Appropriate	لــ
Initial Number	\neg

١	Initial *	Millings			
١			FOREIGN PATENT	DOCUMENTS	
			FOREIGN PATENT	Name of Patentee or Applicant of	Class Subclass 1
	- Inor	Foreign Document		cited Document	
	Examiner			========	LIMENTS

	Foreign Do	ocument No	Publication Date	Cited Document
xaminer Initials*	FOI 018.1 5	-		POCLIMENTS
110000			NON DATE	INT LITERATURE DOCUMENTS TERS), title of the article (when appropriate), title of the item Treatalog, etc.), date, page(s), volume-issue number(s),
	OTHE	R DOCUM	ENTS NUN PAIL	INT LITERATURE DUCCOVILLATION OF THE REPORT
	UTTL	Include nam	e of the author (in CAPITAL LE	jum, catalog, etc.), date, page(8), volunta-
Examiner	Cite	(book, mi	agazine, journal, serial, oy	tum, catalog, etc.), data, payed on the published. and/or country where published. uble Precharge TSPC for High-Speed Dual upp. 609-612
Initials*		l	INCH IS AS SECTION	ible precharge 101 5 15 15 15 15 15 15 15 15 15 15 15 15
		CHAE, KY	Prescaler", IEEE, (1999)	pp. 609-612 over Prescaler for 900
mal	1	Modulus F	rescaler , ILLELY	ver and Low-Noise Civios Pressered Circuits
	-	CHANG, \	W-H , et al., A com	tions", IEEE 1999 Custom integrated 5
,	/ 1 .	MHz to 1.	9 GHz Wireless Applica	der Cell Using Phase Switching Technique", July 2001),pp. 875-877
MY	1	I Conteren	Ce, (1939), PP.	der Call I leing Phase Switching
		CHI BAC	YONG , et al., "2/3 DIVI	2001) pp. 875-877
(4. 1	<i>,</i> [Flectronic	OYONG , et al., "2/3 DIVIO CS Letters, Volume 37,(J	OS Monolithic Δ Σ -Controlled Fractional-N 1800", IEEE Journal of Solid-State Circuits.
CWH		AE MUF	R. BRAM, et al., "A CM	1000 JEEF Journal of Solid-State Circuits.
	1 .	E-covere	cy Synthesizer for DCS-	OS Monolithic Δ Σ -Controlled Fractional 74 1800", IEEE Journal of Solid-State Circuits, 144 15 0 BICMOS Dual-Modulus
LAN	1	riequein	37,(July 2002),pp. 835-8	144 identions in a BiCMOS Dual-Modulus
ο. , _β .		Volume .	EIKRET et al., "Desig	gn Considerations in a BiCMOS Dual-Modulus equency Integrated Circuits Symposium.
		DULGER	2002 IFEE Radio Fre	gn Considerations in a Biomode Branch and Br
14	,	Prescale	477.180	Voltage CMOS Frequency Synthesizer for E Transactions on Circuits and Systems - II:
Chi	' \	(2002),p	p. 177-160 et al "Low-	Voltage CMOS Frequency Systems - II:
		HSU, JU	JNE-MING , et al., _ IFE	-Voltage CMOS Frequency Synthesizer to E Transactions on Circuits and Systems - II: essing, Volume 48,(2001),pp. 826-834
١,	Л	1 ERMES	Pager Application 1	ssing, Volume 48,(2001),pp. 620-65
lon	P	Analog	and Digital Signal 1000	Fully Integrated 1.5-V 5.5-GHZ CMOS Phases Solid-State Circuits, Volume 37,(April 2002),pp.
		HUNG.	CHIH-MING, et al., A	Solid-State Circuits, Volume 37,(April 2002), PP
1				
1 Ch	ال	521-52	5	ully Integrated 5.35-GHz CMOS VCOs and son Microwave Theory and Techniques, Volume
		HUNG	CHIH-MING, et al., "FL	Microwave Theory and Techniques, Volume
		Progra	lers", IEEE Transactions	ully Integrated 5.35-GHz CMOS VCOS chies on Microwave Theory and Techniques, Volume
In	./ \	40 (lar	nuary 2001),pp. 17-22	THE WAY and 12-GHz/30-mW Dual Modulus
Uni	#	49,000 VNADI	P HERBERT, et al., "2-	GHz/2-mW and 12-GHz/30-mW Dual Modulus echnology", IEEE Journal of Solid-State Circuits, pp. 1420-1423
	•	KINAFI	lers in Silicon Bipolar To	echnology, IEEE JOSHIE J
1 1~	1	Presca	elers in Silicon Bipolai 1. le 36,(September 2001),	pp. 1420-1423 6 GHz Dual-Modulus Prescaler in SiGe Bipolar o Frequency Integrated Circuits Symposium.
. "	' \	Volum	D USBBERT et al "30	6 GHz Dual-Modulus Prescaler in 310e 516-66 GHz Dual-Modulus Prescaler i
		KNAP	P. FICKOLIN FEE Radi	o Frequency Integrated Citodits Street
10	4	Techn	1010gy , <u>2002 15 5 5 1 7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 </u>	P 0004 IEEE International SOI
1		(2002),pp. 239-242	Hz CMOS Prescaler, 2001 TELE
 		LAGA.	ELEMINO THE OF SE SE	Hz CMOS Prescaler", 2001 IEEE International SOI Full-CMOS 2.4GHz Wideband CDMA Transmitter Eversion Mixers and DC-Offset Cancellation", 2001 Eversion Mixers and DC-Offset Cancellation (2001) pp. 7-10
		Confe	rence, (2001), pp. 00-00	UILCMOS 2.4GHz Wideband Culvin Hansimon 2001
-		LEE.	KANG-YOON , et al.,	oversion Mixers and DC-Offset Cancellauon, 239
- I	/ \	and F	Receiver with Direct Con	Full-CMOS 2.4GHz Wideband CDMA Transmission Mixers and DC-Offset Cancellation", 2001 Digest of Technical Papers, (2001), pp. 7-10
\perp	mN	Symi	posium on VLSI Circuits	Digest of Technical Papers, (2001),pp. 7-10
1				DATE CONSIDERED 03/3//20

refuence not available

03/3//2004 DATE CONSIDERED

PTO/SBOBA(10-01)
Approved for use through 10/31/2002, CMD (51-003)
US Pater & Tradewick Office U.S. DEPARTMENT OF CONMERCE

Substitute for form 1449A/PTO	Complete if Known	required to respond to a collection of information unless it contains a valid CALS control numb	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many 5 people as nocessary)	Application Number	10/608051	
	Filing Date	June 27, 2003	
16 11	First Named Inventor	Glass, Kevin	
A CONTRACTOR	Group Art Unit	Unknown 2816	
	Examiner Name	Unknown Link Nguye,	
Street 2 of 2	Attorney Docket No: 80107.022US1		

. . •

	OTHER	R DOCUMENTS - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	r
		MALIGEORGOS, JAMES P., et al., "A Low-Voltage 5.1-5.8-GHz Image-Reject	ł
1, ,		Receiver with Wide Dynamic Range", IEEE Journal of Solid-State Circuits,	{
LAN !		Volume 35, (December 2000), pp. 1917-1926	
		OHIRA, TAKASHI, et al., "An X-Band GaAs Monolithic Voltage Controlled	1
Low	_	Frequency Divider with Ultra-Low DC Power Consumption", Proceedings of	1
~~ /		APMC, (2001),pp. 127-130	<u> </u>
		PRETL, HARALD, et al., "A W-CDMA Zero-IF Front-End for UMTS in a 75 GHz	1
1, /	_	SiGe BiCMOS Technology", 2001 IEEE Radio Frequency Integrated Circuits	1
(h 1/	·	Symposium, (2001),pp. 9-12	
		SOARES, JR., J N., et al., "A 1.6-GHz Dual Modulus Prescaler Using the	1
LAN	_	Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC)", IEEE	1
CALL		Journal of Solid-State Circuits, Volume 34,(January 1999),pp. 97-102	1_
		SOARES, JR., JOAO N., et al., "The Use of Extended TSPC CMOS Structures	1
ا ن	_	to Build Circuits with Doubled Input/Output Data Throughput", IEEE, (2000),pp.	1
CMP		228-233	
N (SUNG, KI-HYUK, et al., "Comments on 'New Dynamic Flip-Flops for High-	1
Chr	-	Speed Dual-Modulus Prescaler", IEEE Transactions on Solid-State Circuits.	1
į		Volume 35,(June 2000),pp. 919-920	
,		THEBOUT, MARC, "A 480µW 2GHZ Ultra Low Power Dual-Modulus Prescaler	
ind	-	in 0.25µM Standard CMOS", IEEE International Symposium on Circuits and	1
		Systems, (May 2000),pp. 741-744	1
		TOURNIER, ERIC, et al., "A 14.5 GHz-0.35µm Frequency Divider for Dual-	1
Carl	_	Modulus Prescaler", 2002 IEEE Radio Frequency Integrated Circuits	1
	_	Symposium, (2002),pp. 227-230	<u> </u>
/		WASSATSCH, ANDREAS, et al., "Scalable Counter Architecture for a Pre-	1
in	_	loadable 1GHz@0.6µm/5V Prescaler in TSPC", IEEE, (2001),pp. 92-95	L
		WU. PING, et al., "A CMOS Triple-band Fractional-N Frequency Synthesizer for	
cm/	_	GSM/GPRS/EDGE Applications", IEEE, (2001),pp. 706-709	<u> </u>
		YAN, HONGYAN, et al., "A High-Speed CMOS Dual-Phase Dynamic-Psuedo	}
1. /	_	NMOS ((DP)²) Latch and its Application in a Dual-Modulus Prescaler", IEEE	1
har 1		Journal of Solid-State Circuits, Volume 34,(October 1999),pp. 1400-1404	<u>L</u>
r /		YUAN, J-R, et al., "Fast CMOS Nonbinary Divider and Counter", Electronics	T
Con		Letters, Volume 29,(June 1993),pp. 1222-1223	<u> </u>
/		YUAN, J-R, et al., "New Domino Logic Precharged by Clock and Data",	
m		Electronics Letters, Volume 29,(December 1993),pp. 2188-2189	
		YUAN, JIREN, et al., "Pushing the Limits of Standard CMOS", IEEE Spectrum,	T
mr	_	(February 1991),pp. 52-53	
		YUN, WONJOO, et al., "New High Speed Dynamic D-Type Flip Flop For	1
MN	_	Prescaler", ISIE 2001, (2001),pp. 629-631	

EXAMINER	Twe	Dy	non	 DATE CONSIDERED 63/3//	2009